10/533682 JC14 Rec'd PCT/PTO 27 APR 2005

WO 2004/040904

15

20

25

30

35

PCT/CH2003/0000704

### DESCRIPTION

#### TITLE

#### Optoelectronic Sensor

#### TECHNICAL FIELD

5 The present invention relates to an optoelectronic sensor comprising at least one photodiode which can be connected to a first potential via a first transistor.

#### PRIOR ART

To an increasing extent, image sensors are being implemented in CMOS technology. In contrast to CCD technology, this technology makes it possible to produce nonlinear characteristic curves of the output signal in response to the input signal.

For an equal greyscale resolution, a nonlinear characteristic curve makes it possible to process a higher contrast within an image, without saturation of the image occurring, compared to what is possible with a linear characteristic curve.

In the past, nonlinear characteristic curves have been produced in a variety of ways. For example, US 4,473,836 describes the production of a nonlinear characteristic curve by means of logarithmic compression. WO 01/46655 describes the production of a nonlinear characteristic curve by means of combined linear-logarithmic compression. Other sources use socalled clamping for this purpose (T.F. Knight, PhD. thesis, MIT, June 1983). In principle, this always involves a reduction in the sensitivity of optoelectronic sensor at high light energies. On the other hand, the method of skimming (cf. for example IEEE Transactions on circuits and systems for video technology, Vol. 7, No 4, August 1997) makes possible to increase the sensitivity at low optical intensities.

In order to record rapidly moving images, or scenes, which are illuminated by means of pulsed light

10

15

20

25

30

35

sources (flash lighting), sensors which have a so-called "global shutter" exposure control are used. This means sensors which, by means of a "sample and hold" component in the pixel, make it possible to store the integrated signal value until the readout time.

### SUMMARY OF THE INVENTION

It is therefore an object of the invention to provide an optoelectronic sensor which has an increased dynamic range and "global shutter" exposure control. essentially involves both restricting sensitivity of the sensor at high light energies and, and the same time, making it possible to increase in the sensitivity at low optical intensities. The present invention relates to an optoelectronic sensor one photodiode which comprising at least connected to a first potential via a first transistor or a first diode.

This object is achieved in that the photodiode can furthermore be connected to the input of a readout amplifier via a second transistor, a third transistor via which the input of the readout amplifier can be connected to a second potential furthermore being arranged between the second transistor and the input of the readout amplifier. There are furthermore means (C2) which allow temporary storage of the integrated signal value until the readout time.

The crux of the invention is therefore to combine the possibilities of increasing the sensitivity at low optical intensities with the possibilities of reducing the sensitivity of the sensor at high light energies, and at the same time retaining the "global shutter" exposure control.

The invention proposes a circuit which is suitable for integration into a one- or two-dimensional array of optoelectronic sensor elements (image sensors), and which makes it possible to produce nonlinear characteristic curves both by increasing the sensitivity for optical signals of low intensity and by

10

15

20

25

30

35

reducing the sensitivity for optical signals of high intensity. The proposed circuit can likewise be used in two-dimensional arrays and be read out with the signal timing for double sampling.

According to a first preferred embodiment of the present invention, in the case of transistor, the first and second potentials are at an essentially identical voltage level. In the case of a first diode, this circuit is not possible since the this potential must in case be regulated first independently of the second potential in order control the effective diode threshold voltage. "sample and hold" component is preferably produced by the second transistor and the stray capacitances which are connected to the input of the readout buffer. These form capacitances likewise the stray capacitor in the amplification mode for small signals. In order to better control this conversion capacitor, an additional capacitor to the ground potential may be connected to this node. This capacitance is usually in the range of a few femtofarads. In order to permit amplification of small signals, the total capacitance connected to the input of the readout buffer has to be less than the stray capacitance of the photodiode.

According to another preferred embodiment of the invention, the output of the readout amplifier or readout buffer is connected to a column bus via a row selection transistor. Typically, all of the transistors used in the circuit are designed as MOS transistors. The following description is based on an implementation with N-type MOS transistors (NMOS), but the invention also covers the possible implementation with P-type MOS transistors or a combination of both transistor types. When PMOS transistors are implemented, all the voltages are to be inverted with respect to the NMOS transistor at the place specified, as is well known and obvious to the reader skilled in the art.

Another preferred embodiment of the present invention is distinguished in that the gate voltage of

15

20

25

30

35

the second transistor is controlled so that the current generated by the photodiode discharges only a capacitor at the input of the readout amplifier in a first phase of the integration time, and in that the gate voltage the first transistor, or respectively the first potential in the case of a first diode, is controlled so that some or all of the current generated by the photodiode is compensated for by the channel of the first transistor or respectively by the first diode in a last phase of the integration time. This operation ensures that the sensitivity is reduced for intensities and that the sensitivity is increased for low intensities. Depending on the intensity, sensor will remain in the first phase (low signals) throughout integration time or continue through to the last phase (large signals). Typically, the voltages are in this case adjusted so that the gate voltage of the first transistor is lower than the gate voltage of the second transistor and so that the gate voltage of the first transistor is higher than the saturation signal of the readout buffer at least by a threshold voltage. In the case of using a diode instead of the first transistor, the anode voltage (first potential) of the diode is adjusted so that the anode voltage minus the diode threshold voltage is lower than the gate voltage minus the threshold voltage of the second transistor and so that the anode voltage minus the diode threshold voltage is greater than the saturation signal of the readout buffer. It then proves expedient to adjust to the gate voltages (or respectively the gate voltage and the anode voltage in the case of a diode), so that the difference between the two voltages is greater than the tolerance of the threshold voltages plus the tolerance of the voltage values, this difference particularly preferably being selected to be > 100 mV. This is for typical light intensities in the range of nW/cm2  $mW/cm^2$ .

After the integration time, the second transistor is opened so that the conversion node

15

20

25

30

35

(storage node) is isolated from the photodiode. In this phase, until the end of the readout phase, the gate of the first transistor is kept at a potential which is greater than the ground voltage at least by a threshold voltage. In the case of a first diode, the latter will similarly be adjusted to the first potential plus the effective diode threshold voltage. This ensures that charge carriers accumulated by the photodiode do not fully discharge the photodiode and overflow to the storage node, but are compensated for by the channel of the first transistor or respectively the first diode if the potential of the photodiode reaches a value close to the ground voltage (large optical intensities).

another preferred embodiment invention, the gate voltages of the first and second transistors can be varied during the integration time. The characteristic response curve (sensitivity as a function of intensity) of the sensor or sensor array can thus be adjusted even more variably if need be, or respectively depending on the intensity distribution of the incident light over an array of sensor cells. During the "hold" phase, care should then be taken that the gate voltage of the first transistor remains at least at a value which prevents full discharge of the photodiode but is lower than the smallest value used for the gate voltage of the second transistor during the integration phase. Similarly, the first diode must be controlled accordingly via the first potential.

Other preferred embodiments of the optoelectronic sensor according to the invention are described in the dependent claims.

The present invention furthermore relates to a method operating an optoelectronic sensor as described above. In particular, the method is distinguished in that the gate voltage of the first transistor, or respectively the first potential in the case of a first diode, is respectively adjusted or controlled so that charge carriers accumulated by the photodiode discharge only a conversion node capacitor

in a first phase of the integration time, in that charge carriers accumulated by the photodiode discharge both a photodiode capacitor and said conversion node capacitor in a second phase after an equal potential has been reached at the output of the photodiode and at the input of the readout amplifier, and in that after the output of the photodiode has fallen below the threshold value of the first transistor or respectively the diode threshold value of the first diode, charge carriers accumulated by the photodiode are at least 10 partially made available via the first transistor or respectively via the first diode in a third phase, and in that after the integration time has elapsed the second transistor is opened and the gate voltage of the first transistor, or respectively the first potential 15 in the case of a first diode, is adjusted so as to prevent full discharge of the photodiode. This mode of operation achieves the aforementioned reduction in the sensitivity for high intensities and respectively the 20 increase in the sensitivity for low intensities, the possibility of storing the signal value in the pixel until the readout time after the integration time ("global shutter" exposure elapsed Preferably, a procedure may then be adopted such that the gate voltage of the second transistor is adjusted 25 during the reset phase and during the integration phase so that the gate voltage minus the threshold voltage is lower than the reset voltage which is set at the input of the readout amplifier, and so that the gate voltage is higher than the saturation voltage of the readout 30 least by a threshold voltage. buffer at The voltage of the first transistor is adjusted during the reset phase to the highest value which will be used during the integration phase, but at least higher than 35 the ground voltage by a threshold voltage and lower than the gate voltage of the second transistor. During the holding phase, the gate voltage of the first transistor is adjusted to the same value as during the

15

20

30

35

reset phase, but at least higher than the ground voltage by a threshold voltage.

As more generally mentioned above, according to a preferred embodiment of said method the gate voltage of the second transistor may be varied during the integration phase, although it always remains greater than the gate voltage of the first transistor, and the gate voltage of the first transistor is preferably reduced successively during the integration phase.

In addition, it is furthermore possible to keep the gate voltage of the first transistor constant or successively reduce it during the integration time. Furthermore, a procedure may be adopted such that the gate voltage of the second transistor is switched at least once so that it is equal to the bulk potential of this transistor and is switched back again to its original value.

The present invention furthermore relates to a one- or two-dimensional array of optoelectronic sensors as described above. It also relates to a method for operating such an array.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be explained in more detail below with reference to the drawings, in which:

25 Fig. 1 shows a circuit diagram of an optoelectronic sensor having reduced sensitivity at high intensities;

Fig. 2 shows a circuit diagram an optoelectronic sensor having reduced sensitivity intensities, high with a shutter transistor and conversion node capacitor;

Fig. 3 shows a circuit diagram of an optoelectronic sensor having a large dynamic range (preferred implementation of the circuit according to the invention);

Fig. 4 shows a circuit diagram of an optoelectronic sensor having increased sensitivity at low intensities; and

10

15

20

25

30

35

Fig. 5 shows a circuit diagram of an optoelectronic sensor having a large dynamic range, in which the first transistor is replaced by a diode.

### EMBODIMENTS OF THE INVENTION

# A) Nonlinear characteristic curve by reducing the sensitivity at high optical intensities

In integrating photodetectors, the optically generated charge is accumulated by a reverse-biased photodiode 1 and integrated on the stray capacitance of the photodiode and the capacitors connected to the photodiode.

in the sensitivity reduction Α intensities can be achieved if a particular signaldependent current is drawn off after the integration capacitor C1, C2 has reached a certain signal level (for example, this is proposed in the aforementioned WO 01/46655). This can be achieved if, in a pixel diagram according to one of Figs 1 - 3, the gate of the MOS transistor T1 is biased during the integration phase so that beyond an intended signal value, transistor T1 discharges a signal-dependent current the integration capacitor C1 by subthreshold conductance (conductance below the threshold value). During the integration time, the biasing of the gate of this transistor T1 may be adapted so that different effective integration times are produced for different optical intensities. This is implemented as follows in an embodiment with an N-type photodiode against a Ptype substrate and with N-channel MOS transistors:

Before the start of integration time, the gate of the reset transistor T1 in Figures 1 - 3 is biased to at least a threshold value more than the reset potential  $V_{\rm reset}$ . The integration capacitor C1 in Figure 1, or respectively C1 and C2 in Figures 2 and 3, is thereby charged to the reset potential  $V_{\rm reset}$ . At the start of integration time, the gate of the reset transistor T1 is biased (VG1) to a value lower than the reset potential plus the threshold voltage, but higher

15

20

25

30

35

than the saturation voltage of the readout buffer at least by a threshold voltage. The current accumulated by the photodiode 1, which responds linearly to the incident light intensity, discharges the integration capacitor C1, or respectively C1 and C2. For relatively high optical intensities, the integration capacitor discharge to the value VG1 - VTH (threshold voltage of T1) within the integration time. From this time onward, the transistor T1 discharges some of the by the photodiode generated integration capacitor. The voltage at the integration capacitor now decreases more slowly until it finally stabilizes at a value with which all of the current generated by the photodiode 1 is compensated for via transistor T1. In the second half of example integration time, for after 90% of the integration time, the gate of the reset transistor T1 biased to а lower value VG2. This stops the for the compensation current generated by the photodiode 1. The integration capacitor is discharged by the entire photocurrent. Since a shorter time span remains until the end of the integration time, this results in a reduced sensitivity for optical intensities which have discharged the integration capacitor to VG1 - VTH in the first time interval.

The characteristic curve can be tailored to requirements by adding further stages.

# B) Nonlinear characteristic curve by increasing the sensitivity for small signals

An increase in the sensitivity of integrating optoelectronic sensors in CMOS technology achieved by reducing the conversion capacitance which converts the photogenerated charges into a voltage signal. Usually, the capacitance is formed by the stray capacitance of the photodiode and the capacitances of the readout electronics connected to the photodiode. These capacitances can only be reduced to a limited extent by the minimal structures that can be produced in a given technology. By adding an MOS

10

15

20

25

30

35

transistor and suitable biasing of the gate voltage of this transistor between the photodiode and the readout buffer, it is possible to separate the stray capacitance of the photodiode from the conversion capacitor.

An example circuit of an optoelectronic sensor which makes this possible is given in Figure 4.

first phase, by closing the transistor T5, the conversion capacitor C2 is charged to the reset voltage  $V_{\text{reset}}$ . The gate of the transistor T2 is kept at a constant voltage VGT2 during the reset This voltage is selected so that the voltage of the MOS transistor T2 minus a threshold voltage is less than the reset voltage which achieved at the conversion node N3 by opening the reset transistor T5. The gate voltage, however, is selected to be higher than the bulk potential of the transistor T2 at least by a threshold voltage. The photodiode 1 is not therefore brought to the reset potential during the reset, but is stabilized at a potential VGT2 - VTH.

Charge carriers which are collected by the photodiode generate a current in the transistor which discharges the conversion capacitor C2. reverse bias voltage of the photodiode 1 maintained. As a result of this, the stray capacitance C1 of the photodiode 1 is not discharged, voltage signal which is generated for a particular amount of charge accumulated on C2 is greater than when the conversion capacitor is connected directly to the photodiode 1. This increased sensitivity is achieved so long as the voltage at the conversion node N3 greater than the voltage at the photodiode (N1). voltages as the two equalize, the capacitances of the photodiode and of the conversion discharge uniformly. The sensitivity N3 therefore reduced for larger signals.

The end of the integration time may be determined by reducing the gate voltage at T2 to a potential lower than the bulk potential plus a

15

20

25

30

35

threshold voltage (opening C2) and sampling the voltage signal on C2, or by reading out and inducing the reset. The photodiode can discharge further during the holding phase. The effect of this may be that the photodiode discharges fully, and optically generated charges overflow through the substrate to the storage node and then falsify the signal value being read out. The invention offers a solution to this problem.

During the integration time, the gate voltage of the transistor T2 may be modified in order to increase the sensitivity by means of signal-dependent charge injection. (For example, repeatedly opening and closing to VGT2.)

According to the invention, the following procedure is then adopted:

The circuit diagram of the exemplary embodiment of an optoelectronic sensor according to the invention depicted in Figure 3. The optoelectronic sensor according to the invention has a photodiode 1, which can be connected to a reset voltage  $V_{\text{reset}}$  by means of an MOS transistor T1. The sensor also has an MOS transistor T2, which connects the photodiode to the readout buffer T3. The input terminal of the readout buffer T3 is furthermore connected by an MOS transistor T5 to the reset potential.

In the inventive control of the sensor, the gate terminal of the transistor T2 is biased during the reset and integration phases so that the gate voltage minus the threshold voltage is lower than the reset potential, which is set at the input of the readout buffer N3, but higher than the saturation signal of the readout buffer T3 at least by a threshold voltage.

The gate of the transistor T1 is biased so that its potential is lower than the gate potential of T2, but higher than the saturation signal of the readout buffer T3 at least by a threshold voltage. The difference between the two gate voltages should be greater than the tolerance of the threshold voltages

15

20

25

30

plus the tolerance of the voltage values (typically > 100 mV).

During the integration phase, the potential of the transistor T2 may be varied but should always remain greater than the gate potential of the transistor T1.

The gate potential of the transistor T1 may be reduced during the integration phase.

a first phase of the integration time, accumulated by the charge carriers photodiode only the conversion capacitor discharge C2, generate a maximum voltage signal per charge carrier. For relatively small optical intensities, the sensor according to the invention remains in this throughout the integration time.

In the second phase of the integration time, the potentials at the nodes N1 and N3 equalize. In this phase, charge carriers collected by the photodiode 1 discharge the stray capacitance C1 of the photodiode 1 uniformly with the conversion capacitor C2, and generate a medium voltage signal per charge carrier. For medium optical intensities, the sensor according to the invention remains in this phase until the end of the integration time.

In a third phase of the integration time, the stray capacitances of the photodiode 1 and of the readout node are discharged until some or all of the current generated by the photodiode is compensated for by means of the transistor T1. Depending on whether a logarithmic response or a locally linear response is desired in this part of the characteristic curve, the gate potential of T1 may be reduced stepwise or continuously by a known technique, or kept at a suitable fixed value.

35 At the end of the integration time, the voltage signal which is established at the node N3 is sampled by reducing the gate potential of T2 to a value lower than the bulk potential plus a threshold voltage (opening T2). Until the voltage signal is read out, the

15

20

25

30

35

gate potential of T1 remains higher than the ground potential at least by a threshold voltage. This prevents the stray photodiode capacitance from discharging fully, and surplus charges from overflowing to the storage node. After the voltage signal at N3 has been read out by means of the readout buffer, the node N3 is brought to the reset potential V<sub>reset</sub> by means of the reset transistor T5 and the gate of the transistor T1 is set to the value at the start of the integration time.

Figure 5 shows an alternative circuit, in which the first transistor T1 is replaced by a diode D1. In order to make this diode D1 fulfill a similar task, in this case the reset potentials of the diode D1 and the transistor T5 must be made different. A reset potential  $V_{\text{reset1}}$  is applied to the diode D1 (in an alternative embodiment, this potential can be controlled during the integration time) while the potential  $V_{\text{reset2}}$  is applied to the transistor T5 or T3, respectively.

In such a circuit according to Figure 5, reduction in the sensitivity for high intensities can be achieved if a particular signal-dependent current is drawn off after the integration capacitor C1, C2 has reached a certain signal level (for example, this is done in the aforementioned WO 01/46655). In a pixel diagram according to Fig. 5, this is achieved by adjusting the reset voltage V<sub>reset1</sub> of the diode D1 during the integration phase so that beyond an intended signal value, the diode D1 discharges a dependent current from the integration capacitor C1 by conductance above the threshold value. During the integration time, the voltage  $V_{reset1}$  at the diode D1 may be adapted so that different effective integration times are produced for different optical intensities. This is for an embodiment with an N-type photodiode against a P+/N-well junction diode D1 (typically with a threshold potential  $V_{onDiode}$  in the range from 0.3 to 0.7 V) .

10

In first phase, by closing the transistor T5, the conversion capacitor C2 is charged to the reset voltage  $V_{reset}$ . The gate of the transistor T2 is kept at a constant voltage VGT2 during the reset This voltage is selected so that the phase. voltage of the MOS transistor T2 minus a threshold voltage is less than the reset voltage which achieved at the conversion node N3 by opening the reset transistor T5. The gate voltage, however, is selected to be higher than the bulk potential of the transistor T2 at least by a threshold voltage. The photodiode 1 is not therefore brought to the reset potential during the reset, but is stabilized at a potential VGT2 - VTH.

In this phase, the reset voltage V<sub>reset1</sub> 15 Figure 5 is set to the highest value used during the integration. This voltage minus the threshold voltage the diode (D1) is at least higher than saturation value of the readout buffer but lower than the gate voltage minus the threshold voltage of the second transistor (T2 in Fig. 5) (typically > 100 mV). 20 collected by the photodiode 1, current responds linearly to the incident light intensity, is compensated for in a first phase by the channel of the MOS transistor T2 and discharges only the capacitor C2. 25 As soon as the potential at N3 has discharged to a value lower than the gate voltage of T2 minus the threshold voltage, the capacitors C1 and C2 discharged uniformly. For relatively high intensities, the integration capacitance (C1 + C2) is discharged to the value  $(V_{\text{reset1}} - V_{\text{onDiode}})$  within the 30 integration time. From this time onward, the diode D1 discharges of the current generated some by the capacitor. photodiode 1 from the integration voltage at the integration capacitor now decreases more slowly until it finally stabilizes at a value with 35 which all of the current generated by the photodiode 1 is compensated for via the diode D1. In another phase of the integration time, for example after 90% of the integration time, the reset voltage  $V_{\text{reset1}}$  is set to a

lower value. This stops the compensation for the current generated by the photodiode 1. The integration capacitor is again discharged by the entire photocurrent. Since a shorter time span remains until the end of the integration time, this results in a reduced sensitivity for optical intensities which have discharged the integration capacitor to  $V_{\text{reset1}} - V_{\text{onDiode}}$  in the first time interval.

The characteristic curve can here again be 10 tailored to requirements by adding further stages.

## LIST OF REFERENCES

1	photodiode	

D1 reset diode

2 ground potential

	2	ground potential
5	C1	photodiode capacitor
	C2	conversion node capacitor
	T1	reset transistor
	T2	shutter transistor
	Т3	readout transistor
10	<b>T4</b>	row selection transistor
	<b>T</b> 5	reset transistor of the sense node N2
	N1	diode node
	N3	conversion node/storage node
	$V_{\mathtt{reset}}$	reset voltage
15	$V_{\tt resetl}$	reset voltage on diode D1
	$V_{\tt reset2}$	reset voltage on transistor T5
	$V_{\mathtt{onDiode}}$	diode threshold voltage